piclist 2017\09\11\210332a >
Thread: Help troubleshooting a JFET circuit.
face BY : James Burkart email (remove spam text)

Raising the value of Rs serves to increase negative biasing the gate, which
raises the value of Vds. Lowering it brings Vg closer to 0V, but increases
Id, and increases the voltage drop across Rd.

Opening Rs pulls Vg to ~-5V, and the transistor is in cutoff. In this case
I do get 15V at Vd since there is virtually no current through the
transistor (spice simulation shows 177pA) but then Vds becomes ~10V.


James Burkart
*Filmmaker & Documentarian*

*Burkart Studios*
925.667.7175 | Personal
415.738.2071 | Office

*Web:* burkartstudios.com
*Facebook:* facebook.com/burkartstudios

On Mon, Sep 11, 2017 at 1:10 PM, Dwayne Reid <STOPspamdwaynerRemoveMEspamRemoveMEplanet.eon.net> wrote:

{Quote hidden}

-- http://www.piclist.com/techref/piclist PIC/SX FAQ & list archive
View/change your membership options at

<CAL271=2ZUuyzMALjGg+jYGyjF=7=hY2KHg99UUxE2qFFUFKHmQ@mail.gmail.com> quoted-printable

In reply to: <107258fe94b6999ec9dce473b16f4e2f@mtlp000084>
See also: www.piclist.com/techref/index.htm?key=help+troubleshooting
Reply You must be a member of the piclist mailing list (not only a www.piclist.com member) to post to the piclist. This form requires JavaScript and a browser/email client that can handle form mailto: posts.
Subject (change) Help troubleshooting a JFET circuit.

month overview.

new search...