piclist 2001\01\31\090426a >
Thread: : i2c Master Timing Problems
face picon face BY : Olin Lathrop email (remove spam text)

> Oh, after looking at some other timing diagram, I see that the
> SSPIF interrupt from a master's address write will normally have the
> "buffer full" flag set upon entry at 0x04.  I noticed that
> the overflow flag is not asserted, however, but still no ACK during
> the 9th clock pulse.  Any ideas, y'all?

You are reading the address byte from SSPBUF, which clears BF, right?  You
still have to read the address byte, even if you don't care what it is
because the slave wouldn't have taken the byte if it wasn't the right

The MSSP hardware in slave mode will automatically create ACK when all the
conditions are right.

Olin Lathrop, embedded systems consultant in Devens Massachusetts
(978) 772-3129, @spam@olinspamspamRemoveMEembedinc.com, http://www.embedinc.com

http://www.piclist.com hint: To leave the PICList

<000d01c08b8e$d5db9b90$260bf6cd@pc> 7bit

See also: www.piclist.com/techref/i2cs.htm?key=i2c
Reply You must be a member of the piclist mailing list (not only a www.piclist.com member) to post to the piclist. This form requires JavaScript and a browser/email client that can handle form mailto: posts.
Subject (change) : i2c Master Timing Problems

month overview.

new search...