piclist 2000\06\06\224444a >
Thread: Re: Phase of internal TMR0 clocking
face BY : J Nagy email (remove spam text)

There has been quite a bit of discussion over this lately:

{Quote hidden}

       Would it be too simplistic to assume that for any TMR0 write, one
instruction cycle would be used for the instruction fetch, the second cycle
would be execute (on Q4 as per the diagrams), leaving the new value in TMR0
for the third instruction. Only during the third instruction can TMR0 be
incremented. Basically whatever happened to it during the fetch and execute
is ignored.


 Elm Electronics
 ICs for Experimenters


See also: www.piclist.com/techref/microchip/time.htm?key=clock
Reply You must be a member of the piclist mailing list (not only a www.piclist.com member) to post to the piclist. This form requires JavaScript and a browser/email client that can handle form mailto: posts.
Subject (change) Re: Phase of internal TMR0 clocking

month overview.

new search...