piclist 2000\06\06\140345a >
Thread: Re: Phase of internal TMR0 clocking [OT]
face BY : Dmitry Kiryashov email (remove spam text)

Hi Tony.

Yeah, the picture looks mystical ;) but explains nothing.
It sounds like we have done in this way so please use it
with no any questions about reasonability ;)

Probably I should address this question to some tech guy
in Microchip ( maybe some of them are presented here ? )

WBR Dmitry.

> > Can you explain what do you mean getting back in sync with internal clock > > Situation is following: prescaler=1, internal osc/4 is used.

> If you look at the data sheet and the TMR0 block diagram, you will see a
> SYNC circuit following the PSA MUX. The data sheet mentions a (2 cycle
> delay) under the SYNC block. Whether this is coincidence or related, I
> don't know.

<393C9BE6.9D895F28@aha.ru> 7bit

See also: www.piclist.com/techref/microchip/time.htm?key=clock
Reply You must be a member of the piclist mailing list (not only a www.piclist.com member) to post to the piclist. This form requires JavaScript and a browser/email client that can handle form mailto: posts.
Subject (change) Re: Phase of internal TMR0 clocking [OT]

month overview.

new search...