Searching \ for '[ot]:chip that generates delay' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page: www.piclist.com/techref/timers.htm?key=delay
Search entire site for: 'chip that generates delay'.

Exact match. Not showing close matches.
PICList Thread
'[ot]:chip that generates delay'
2001\01\04@230402 by Jane Ifurung

picon face
Does anybody knows of any chip that generates delay up
to 400 ns?

__________________________________________________
Do You Yahoo!?
Yahoo! Photos - Share your holiday photos online!
http://photos.yahoo.com/

--
http://www.piclist.com hint: The PICList is archived three different
ways.  See http://www.piclist.com/#archives for details.


2001\01\04@231748 by David Covick

flavicon
face
Jane,

Yes,  go to the Dallas Semiconductor site.

http://www.dalsemi.com/datasheets/pdfindex.html

I am using a DS1020-200   500 nS programmable in a project.
Works great.

They have fixed ones too.

David


{Original Message removed}

2001\01\04@232057 by Bob Ammerman

picon face
Do search on "Delay Line"

These exist in TTL, for sure.

Bob Ammerman
RAm Systems
(contract development of high performance, high function, low-level
software)

{Original Message removed}

2001\01\05@021211 by Roman Black

flavicon
face
Jane Ifurung wrote:
>
> Does anybody knows of any chip that generates delay up
> to 400 ns?


A monostable built from just about any CMOS logic
gates and a good quality cap will generate delays
in this region. Depends how stable the delay
has to be??
-Roman

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email spam_OUTlistservTakeThisOuTspammitvma.mit.edu with SET PICList DIGEST in the body


2001\01\05@021647 by Myke Predko

flavicon
face
Hi Jane,


> Does anybody knows of any chip that generates delay up
> to 400 ns?

There are lots of them.  Virtually any distributor has a number you can choose from.  But they can be *really* pricy (they generally start at $10 for one off quantities).  
A better solution is to line up a bunch of gates and implement the delay that way.  Assuming a nominal 10 nsec delay for a TTL inverter, a 74LS04 is a 60 nsec delay with 20 nsec taps just waiting to be used.  
The table that I use for delays according to technology type is (sorry for sending the email in HTML format, but I wanted to make sure the table was readable and OE screwed it up):

Family        Typical Delay 74AS           2 nsec 74S            3 nsec  74AC/74ACT     3 nsec 74F            3.5 nsec  74ALS          4 nsec  74H            5.9 nsec  74HC           9 nsec  74LS          10 nsec 74            11 nsec  74L           35 nsec
74C           50 nsec

So, if you get yourself a 74C04 (available from Fairchild, among others), you have a maximum 300 nsec delay with 100 nsec taps.  
myke

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email .....listservKILLspamspam@spam@mitvma.mit.edu with SET PICList DIGEST in the body


2001\01\05@031634 by Jane Ifurung

picon face
Yes, thank you. I tried a series of 74hc buffers but
the problem is the output voltage is greater than the
supply voltage. Why? Can you give me some reasons?
I'll try using ls buffers today. The reason why I'm
asking for the delay chip is for the frequency
multiplier I'm asking before. I can't generate the
frequency multiplier using resistors and capacitors
for the delay. Using hc buffers, I  needed to use 4
hc244 to generate 290 ns. That's quite bulky. Does
anyone help me design delay time using resistors and
capacitors?

Thanks again. More power to all of you sirs.

--- Myke Predko <mykespamKILLspamPASSPORT.CA> wrote:
{Quote hidden}

__________________________________________________
Do You Yahoo!?
Yahoo! Photos - Share your holiday photos online!
http://photos.yahoo.com/

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email EraseMElistservspam_OUTspamTakeThisOuTmitvma.mit.edu with SET PICList DIGEST in the body


2001\01\05@033344 by Michael Rigby-Jones

flavicon
face
> -----Original Message-----
> From: Jane Ifurung [SMTP:jane_ifurungspamspam_OUTYAHOO.COM]
> Sent: Friday, January 05, 2001 8:16 AM
> To:   @spam@PICLISTKILLspamspamMITVMA.MIT.EDU
> Subject:      Re: [ot]:chip that generates delay
>
> Yes, thank you. I tried a series of 74hc buffers but
> the problem is the output voltage is greater than the
> supply voltage. Why? Can you give me some reasons?
>
How exactly are you measuring the output voltage, with a multimeter or a
scope?  It's possible that you have some ringing which is causing the output
to overshoot the supply rails, but the DC level of the output should
certainly never be greater than the supply voltage.

Mike

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email KILLspamlistservKILLspamspammitvma.mit.edu with SET PICList DIGEST in the body


2001\01\05@072429 by mike

flavicon
face
On Thu, 4 Jan 2001 20:04:18 -0800, you wrote:

>Does anybody knows of any chip that generates delay up
>to 400 ns?
>
Dallas make some silicon  delay line chips. Also check out 'delay
lines' in a few catalogues - Newport is one maker that comes to mind.

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email RemoveMElistservTakeThisOuTspammitvma.mit.edu with SET PICList DIGEST in the body


2001\01\05@072442 by mike

flavicon
face
On Fri, 5 Jan 2001 02:14:53 -0500, you wrote:

{Quote hidden}

series.
>
>myke

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email spamBeGonelistservspamBeGonespammitvma.mit.edu with SET PICList DIGEST in the body


2001\01\05@073123 by Michael Rigby-Jones

flavicon
face
       >myke wrote:
> >So, if you get yourself a 74C04 (available from Fairchild, among others),
> you have a maximum 300 nsec delay with 100 nsec taps.
>
       {Original Message removed}

More... (looser matching)
- Last day of these posts
- In 2001 , 2002 only
- Today
- New search...