Searching \ for '[PIC]:TMR0 time out on 12C50x' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page: www.piclist.com/techref/microchip/time.htm?key=time
Search entire site for: 'TMR0 time out on 12C50x'.

Exact match. Not showing close matches.
PICList Thread
'[PIC]:TMR0 time out on 12C50x'
2001\09\18@064425 by John Walshe

flavicon
face
Hi Folks,
   I want to be able to interrupt(reset is what actually happens) a 12C50x
on a timeout of TMR0. However in the spec sheet I don't readily see and
combination of flags in the status register that would indicate this
condition. Am I missing something or is it just not implemented in this
processor and I have to poll TMR0 instead(yeuk).

Thanks,
John

--
http://www.piclist.com hint: To leave the PICList
spam_OUTpiclist-unsubscribe-requestTakeThisOuTspammitvma.mit.edu


2001\09\18@081118 by Bob Ammerman

picon face
John,

I am afraid that you aren't missing anything.

Bob Ammerman
RAm Systems
(contract development of high performance, high function, low-level
software)

{Original Message removed}

2001\09\18@090528 by mike

flavicon
face
On Tue, 18 Sep 2001 11:39:03 +0100, you wrote:

>Hi Folks,
>    I want to be able to interrupt(reset is what actually happens) a 12C50x
>on a timeout of TMR0. However in the spec sheet I don't readily see and
>combination of flags in the status register that would indicate this
>condition. Am I missing something or is it just not implemented in this
>processor and I have to poll TMR0 instead(yeuk).
>
>Thanks,
>John
The C5x parts have no interrupt facility, so yes, you need to poll it.
To make this simpler, you can treat the timer as 7 bits, with the top
bit being used as a rollover flag - this means you only need to poll
at a rate of at least 1/128th of the TMR0 clock rate

--
http://www.piclist.com hint: To leave the PICList
.....piclist-unsubscribe-requestKILLspamspam@spam@mitvma.mit.edu


2001\09\19@110757 by Howard McGinnis

flavicon
face
John,

I didn't find any flags either on the 12C508 and ended up watching TMR0
directly. Not pretty, but the 12C50X are limited to what they can do. Maybe
the 12C671/2 may be equipped, since it seems to have interrupts.

Howard

At 11:39 AM 9/18/01 +0100, you wrote:
{Quote hidden}

--
http://www.piclist.com hint: PICList Posts must start with ONE topic:
[PIC]:,[SX]:,[AVR]: ->uP ONLY! [EE]:,[OT]: ->Other [BUY]:,[AD]: ->Ads


2001\09\19@122215 by Andrew E. Kalman

flavicon
face
Re:

>
>>Hi Folks,
>>     I want to be able to interrupt(reset is what actually happens) a 12C50x
>>on a timeout of TMR0. However in the spec sheet I don't readily see and
>>combination of flags in the status register that would indicate this
>>condition. Am I missing something or is it just not implemented in this
>>processor and I have to poll TMR0 instead(yeuk).


If you take a look at the code in our App Note AN-6, you'll see that
we do an operation (we call the system timer OSTimer()) when TMR0
rolls over.  We use this method "in place of" an interrupt when TMR0
rolls over / times out.

You could adapt this to simply vector to 0h instead.

Regards,
--

 ______________________________________
Andrew E. Kalman, Ph.D.


Salvo(TM), The RTOS that runs in tiny places(TM)
Pumpkin, Inc.
750 Naples Street
San Francisco, CA 94112
tel: (415) 584-6360
fax: (415) 585-7948
web: http://www.pumpkininc.com
email: .....aekKILLspamspam.....pumpkininc.com

--
http://www.piclist.com hint: PICList Posts must start with ONE topic:
[PIC]:,[SX]:,[AVR]: ->uP ONLY! [EE]:,[OT]: ->Other [BUY]:,[AD]: ->Ads


More... (looser matching)
- Last day of these posts
- In 2001 , 2002 only
- Today
- New search...