Searching \ for '[PIC]: I2C Interrupt problems' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page:
Search entire site for: 'I2C Interrupt problems'.

Exact match. Not showing close matches.
PICList Thread
'[PIC]: I2C Interrupt problems'
2002\10\03@101124 by Alan B. Pearce

face picon face
>It's not a bug, there is no configuration that gives start
>and stop bit interrupts in slave mode, only in master mode.

Yeah, I think I have discovered this. But all the MSSP documentation tells
you that there are four modes for slave I2C, where two of them have S and P
interrupts, and a seperate mode for master operation. This is carried over
into the AN about slave mode operation.

The only place that implies these two slave modes never interrupt is in the
description of the PIE register where it talks about the enabling of the SSP
interrupt, and actually lists the items that will cause an interrupt.

In the mean time I have implemented a timer interrupt using a spare timer to
monitor the P bit, and set my internal i2c idle flag back to idle when the P
bit is set.

-- hint: To leave the PICList

More... (looser matching)
- Last day of these posts
- In 2002 , 2003 only
- Today
- New search...