Searching \ for '[EE]: VHDL questions' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page: www.piclist.com/techref/index.htm?key=vhdl+questions
Search entire site for: 'VHDL questions'.

Exact match. Not showing close matches.
PICList Thread
'[EE]: VHDL questions'
2007\11\09@184130 by Sean Breheny

face picon face
Hi all,

If there is anyone here who knows VHDL well and is willing to answer a
few questions, please email me offlist (shb7 at cornell.edu).

Most importantly, I'm interested in race conditions and the effects of
routing delays on them and how to write VHDL to avoid them.

Thanks,

Sean

2007\11\10@073246 by peter green

flavicon
face

> If there is anyone here who knows VHDL well and is willing to answer a
> few questions, please email me offlist (shb7 at cornell.edu).
>  
I thought the whole point of mailing lists was that so people could
benifit not just from the answers to thier own questions but from the
answers of others too.
> Most importantly, I'm interested in race conditions and the effects of
> routing delays on them and how to write VHDL to avoid them.
>  
The easiest way is to write your VHDL so everything happens on the edge
of one clock then tell your synthisis tool the characteristics of that
clock.

Then the timing analyser in your synthisis tool should tell you whether
timing requirements passed or not, if they don't pass then you either
tweak the synthisis tool settings, reduce your clock speed, move to a
higher speed grade of chip or introduce more registers in the signal path.


More... (looser matching)
- Last day of these posts
- In 2007 , 2008 only
- Today
- New search...