Searching \ for '[EE]: -0.75V on a I/O pin, limited current' in subject line. ()
Make payments with PayPal - it's fast, free and secure! Help us get a faster server
FAQ page: www.piclist.com/techref/ios.htm?key=i%2Fo
Search entire site for: '-0.75V on a I/O pin, limited current'.

Exact match. Not showing close matches.
PICList Thread
'[EE]: -0.75V on a I/O pin, limited current'
2004\02\24@070022 by Omega Software

flavicon
face
Hello,

I've read the data sheets but I'm not sure I really understand this issue,
which is quite delicate and thus I wouldn't want to risk.

What happens if one puts -0.75V on a PIC's I/O pin, with limited current
(say max 10 mA)?

The pin can sink and source up to 25 mA, but I'm not sure that will save
us from anything, since that may be referred to only the output stage, not
to inputs, and ESD protection diodes may have nothing to do with that 25
mA source/sink capability anyway.

The question is important also because all those JDM programmers out there
do present -0.75V on the PIC pins.. but seem nonetheless to not cause any
problem (given the limited current, of course).

Are we really out of specs here? Should this be seriously avoided?

If so, I tried to put a 1N4148 diode in serie, so there will never be a
negative voltage on the pin. But it doesn't work (the JDM programmer at
least).. why? Maybe because when blocking the negative current the diode
behaves as high impedance, rather than sinking the current up to 0 volts?
Should a resistor (say, 4.7K?) to ground solve this issue?

Alternatively I'm thinking about a 4.7V zener diode from Vdd to the pin,
that should do the trick.

Please illuminate me.

Thanks,
Andrea

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email spam_OUTlistservTakeThisOuTspammitvma.mit.edu with SET PICList DIGEST in the body

2004\02\24@071720 by Wouter van Ooijen

face picon face
> What happens if one puts -0.75V on a PIC's I/O pin, with
> limited current (say max 10 mA)?

This is within the 'absolute maxima', so you chip will not die.

But it is outside the 'normal operating conditions', so the chip is not
guaranteed to behave conform the datasheet.

If you feel like taking a chance you could try and see. But such a test
has limited scope: one temperature, one Vcc, one chip, one program, etc.

One thing that has been reported: even a very small current through the
protection diodes can seriously affect the A/D accuracy.

NB this has been discussed over and over, but there are two vieuwpoints:
1- propper operation is not guaranteed so don't do it
2- it will probably work so why not (but IIRC 10mA is a pretty high
current, even for the proponents of this viewpoint)

Wouter van Ooijen

-- -------------------------------------------
Van Ooijen Technische Informatica: http://www.voti.nl
consultancy, development, PICmicro products

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email .....listservKILLspamspam@spam@mitvma.mit.edu with SET PICList DIGEST in the body

2004\02\24@072548 by Omega Software

flavicon
face
At 13.16 24/02/2004 +0100, you wrote:
>> What happens if one puts -0.75V on a PIC's I/O pin, with
>> limited current (say max 10 mA)?
>
>This is within the 'absolute maxima', so you chip will not die.
>
>But it is outside the 'normal operating conditions', so the chip is not
>guaranteed to behave conform the datasheet.
>
>If you feel like taking a chance you could try and see. But such a test
>has limited scope: one temperature, one Vcc, one chip, one program, etc.
>
>One thing that has been reported: even a very small current through the
>protection diodes can seriously affect the A/D accuracy.
>
>NB this has been discussed over and over, but there are two vieuwpoints:
>1- propper operation is not guaranteed so don't do it
>2- it will probably work so why not (but IIRC 10mA is a pretty high
>current, even for the proponents of this viewpoint)

Thanks for the insights.

I also just noticed a pretty obvious thing that was causing problems:
if we let the internal protection diodes of the chip kick in, that will
create a low impedance path to Vdd or Vss, and thus may cause problems
if one expects the PIC input to behave as high impedance.

I'll go the zener route now.


>Wouter van Ooijen
>
>-- -------------------------------------------
>Van Ooijen Technische Informatica: http://www.voti.nl
>consultancy, development, PICmicro products
>
>--
>http://www.piclist.com#nomail Going offline? Don't AutoReply us!
>email listservspamKILLspammitvma.mit.edu with SET PICList DIGEST in the body

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email .....listservKILLspamspam.....mitvma.mit.edu with SET PICList DIGEST in the body

2004\02\24@075530 by Spehro Pefhany

picon face
At 01:24 PM 2/24/2004 +0100, you wrote:
{Quote hidden}

A Schottky diode to Vss might be more predictable. For example, if
the signal is applied when Vdd = 0. A 1N5819, for example, will ensure
that little current flows through the internal diode. You could also
use a regular diode (eg. 1N4148) and add some series resistance to
the input (eg. a few k ohms) so that again very little current flows
into the PIC when Vin < 0.

You can also make a high/low clamp with a couple of dual complimentary
transistors (eg. XN0560100L) and a resistor (3 components, or 5 if you
use discretes).

Best regards,

Spehro Pefhany --"it's the network..."            "The Journey is the reward"
EraseMEspeffspam_OUTspamTakeThisOuTinterlog.com             Info for manufacturers: http://www.trexon.com
Embedded software/hardware/analog  Info for designers:  http://www.speff.com

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email listservspamspam_OUTmitvma.mit.edu with SET PICList DIGEST in the body

2004\02\24@082512 by Roy J. Gromlich

picon face
I have exactly that situation on a recent project - the analog input pins could
se negative voltages so have to be protected. There are input dividers on all
the A/D input pins, so they are current limited - I ended up putting a 5.1 volt
Zenar from each to Gnd.  The Zenar voltage clips the positive excursions and
the forward diod clips the negative ones.  So far no strange results and no
chip failures, but they haven't been in use long enough to give me a meaningful
statistics run.  Two diodes - to Gnd and +5 - would work just as well, but
requires more parts. The dual transistor circuit would be even better - its a
tradeoff.

I am somewhat surprised that none of the chip makers have given us GOOD
clamping devices wiht low leakage and very sharp +/- turn-on knees.

Roy J. Gromlich
Renaissance Technologies



---------------------------------------------
This message was sent using PAdotNET WebMail.
             http://www.pa.net/

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email @spam@listservKILLspamspammitvma.mit.edu with SET PICList DIGEST in the body

2004\02\24@160930 by Jinx

face picon face
part 1 818 bytes content-type:text/plain; (decoded 7bit)

> I also just noticed a pretty obvious thing that was causing
> problems:  if we let the internal protection diodes of the chip
> kick in, that will create a low impedance path to Vdd or Vss,
> and thus may cause problems if one expects the PIC input
> to behave as high impedance

Don't rely on the internal diodes, the whole chip may latch up.
If it does you can probably kiss at least that pin goodbye. I've
had it happen. 12V signal (through 1k with a 4V7 zener to 0V)
had noise on it that went below ground to the tune of ~0.8V. The
PIC locked up and fried. I added a BAT46 Schottky diode and
10n cap to 0V, no more problems

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email KILLspamlistservKILLspamspammitvma.mit.edu with SET PICList DIGEST in the body




part 2 547 bytes content-type:image/gif; (decode)

2004\02\24@171749 by Omega Software

flavicon
face
At 10.09 25/02/2004 +1300, you wrote:
>> I also just noticed a pretty obvious thing that was causing
>> problems:  if we let the internal protection diodes of the chip
>> kick in, that will create a low impedance path to Vdd or Vss,
>> and thus may cause problems if one expects the PIC input
>> to behave as high impedance
>
>Don't rely on the internal diodes, the whole chip may latch up.
>If it does you can probably kiss at least that pin goodbye. I've
>had it happen. 12V signal (through 1k with a 4V7 zener to 0V)
>had noise on it that went below ground to the tune of ~0.8V. The
>PIC locked up and fried. I added a BAT46 Schottky diode and
>10n cap to 0V, no more problems

Good idea the cap and the resistor, that should kill much of the
overshoot.. but wouldn't it be better another zener (this one
connected to Vdd, not Vss) instead of the Schottky diode? I mean
a two zeners solution, one zener to Vss and the other to Vdd.

I did it and now the voltages on the pin range from ~0.1V to
~4.9V.. while Vss is 0.0V and Vdd is 5.0V. Per contra, the
Schottky diode would make it -0.3V to 4.9V.

Unfortunately I don't have a digital (nor analogue) oscilloscope
to check the amount (if any) of the overshoot.. but the zeners
should be quite fast even without the cap, right?

Greets,
Andrea

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email RemoveMElistservTakeThisOuTspammitvma.mit.edu with SET PICList DIGEST in the body

2004\02\24@215911 by Jinx

face picon face
> Good idea the cap and the resistor, that should kill much of the
> overshoot.. but wouldn't it be better another zener (this one
> connected to Vdd, not Vss) instead of the Schottky diode? I
> mean a two zeners solution, one zener to Vss and the other to
>Vdd

Wasn't "undershoot" the problem ? R+Z will limit V on the PIC
pin to 4V7, but adding another ZD to Vdd won't do anything to
stop sub-0V transitions. A zener has the same Vf as a normal
P-N diode (like the PIC's internal ones), whereas the Schottky's
metal-N composition has a lower Vf and will conduct first, which
is what you need

--
http://www.piclist.com#nomail Going offline? Don't AutoReply us!
email spamBeGonelistservspamBeGonespammitvma.mit.edu with SET PICList DIGEST in the body

2004\02\25@053623 by Omega Software

flavicon
face
At 15.59 25/02/2004 +1300, you wrote:
>> Good idea the cap and the resistor, that should kill much of the
>> overshoot.. but wouldn't it be better another zener (this one
>> connected to Vdd, not Vss) instead of the Schottky diode? I
>> mean a two zeners solution, one zener to Vss and the other to
>>Vdd
>
>Wasn't "undershoot" the problem ? R+Z will limit V on the PIC
>pin to 4V7, but adding another ZD to Vdd won't do anything to
>stop sub-0V transitions. A zener has the same Vf as a normal
>P-N diode (like the PIC's internal ones), whereas the Schottky's
>metal-N composition has a lower Vf and will conduct first, which
>is what you need

If you put a 4.7V zener, anode to your I/O pin and cathode to Vdd,
if will conduct when the I/O pin is below -4.7V respect to Vdd, i.e.
when it's below ~0.2V respect to Vss.

It works.. I checked it.. but I wish I had an oscilloscope to check
the transients as well. For this application though (low frequency)
the rise/fall time is so slow that it's not going to be a problem..
with (and probably also without) a cap. But I like the idea of the
double 4V7 zeners (one to Vss and one to Vdd) and was wondering how
they behave with transients, at high frequences.

Greets,
Andrea

--
http://www.piclist.com hint: To leave the PICList
TakeThisOuTpiclist-unsubscribe-requestEraseMEspamspam_OUTmitvma.mit.edu

2004\02\25@065838 by hael Rigby-Jones

picon face
{Quote hidden}

Beware when using zeners to clamp low level signals!  Low voltage zeners
have a very soft "knee", and the zeners rated voltage is defined at an
appreciable current (usualy around 5-20mA).  At low current levels the zener
voltage can be significantly lower! e.g at 1mA a typical 4.7v zener may only
have a potential of (say) 3.7v across it.

Regards

Mike




=======================================================================
This e-mail is intended for the person it is addressed to only. The
information contained in it may be confidential and/or protected by
law. If you are not the intended recipient of this message, you must
not make any use of this information, or copy or show it to any
person. Please contact us immediately to tell us that you have
received this e-mail, and return the original to us. Any use,
forwarding, printing or copying of this message is strictly prohibited.
No part of this message can be considered a request for goods or
services.
=======================================================================
Any questions about Bookham's E-Mail service should be directed to
EraseMEpostmasterspambookham.com.

--
http://www.piclist.com hint: To leave the PICList
RemoveMEpiclist-unsubscribe-requestEraseMEspamEraseMEmitvma.mit.edu

2004\02\25@070501 by Omega Software

flavicon
face
>>If you put a 4.7V zener, anode to your I/O pin and cathode to
>>Vdd, if will conduct when the I/O pin is below -4.7V respect
>>to Vdd, i.e. when it's below ~0.2V respect to Vss.
>>
>>It works.. I checked it.. but I wish I had an oscilloscope to
>>check the transients as well. For this application though (low
>>frequency) the rise/fall time is so slow that it's not going
>>to be a problem.. with (and probably also without) a cap. But
>>I like the idea of the double 4V7 zeners (one to Vss and one
>>to Vdd) and was wondering how they behave with transients, at
>>high frequences.
>
>Beware when using zeners to clamp low level signals!  Low voltage zeners
>have a very soft "knee", and the zeners rated voltage is defined at an
>appreciable current (usualy around 5-20mA).  At low current levels the zener
>voltage can be significantly lower! e.g at 1mA a typical 4.7v zener may only
>have a potential of (say) 3.7v across it.

This means that (given the other problems that you outlined fixed)
zeners should work ok against overshoot?

Greets,
Andrea


>
>Regards
>
>Mike

--
http://www.piclist.com hint: To leave the PICList
RemoveMEpiclist-unsubscribe-requestspam_OUTspamKILLspammitvma.mit.edu

2004\02\25@071123 by Roland

flavicon
face
part 1 2647 bytes content-type:text/plain; charset="us-ascii"Hi

I don't think the input of the pic should ever be stressed. Maybe you can
get away with it on the bench with a JDM progger, but if your device is out
in the field, it's too risky.
If your inputs are going to be spiked, something like the attached GIF
should be used.
- the input is first current restricted by the first 10K
- then it is clamped by the schottky
- then it is subject to clamping by the pic after second 10K. At this
stage, it should only be a few mV
- a 5V1 zener should be used on the Vcc incase the input is pulled high for
long periods, and could pull the Vcc up if your PIC cct is low power.
- bypass the 5V1 zener with a small cap for transients (back to ground), at
the point of the zener. You could even further isolate the Vcc shown here
with a small R from the main Vcc
- keep all clamping relative to gnd only, with a good ground plane
- you could put tiny caps at the pic inputs too, depending on whether
rise/fall times are important.

Regards
Roland

At 10:56 AM 25/02/04 +0100, you wrote:
{Quote hidden}

--
http://www.piclist.com hint: To leave the PICList
EraseMEpiclist-unsubscribe-requestspamspamspamBeGonemitvma.mit.edu



part 2 6073 bytes content-type:image/gif; name="clamp.GIF"; (decode)


part 3 122 bytes content-type:text/plain; charset="us-ascii"

Regards
Roland

--
http://www.piclist.com hint: To leave the PICList
RemoveMEpiclist-unsubscribe-requestKILLspamspammitvma.mit.edu


2004\02\25@073648 by Jinx

face picon face
> If you put a 4.7V zener, anode to your I/O pin and cathode to Vdd,
> if will conduct when the I/O pin is below -4.7V respect to Vdd, i.e.
> when it's below ~0.2V with respect to Vss.

Ah, OK. Wasn't quite what I imagined (one of *those* days, but at
least you got me thinking)

So it will conduct at Vss + 0.3V (although a zener may have a
+/- 0.3V regulation range). If you have a true 0V signal coming in
then that could cause excess power consumption if the zener
conducts. A signal might need to be > 0.6V < threshold for a "0"

> It works.. I checked it.. but I wish I had an oscilloscope to check
> the transients as well

Typical for a Philips 4V7 is ~300pF max @ 1MHz.  A BAT46
is around 8pF @ 1MHz. I'm not sure if there's a spec stated for
the PIC's internal diodes

I think I still prefer the tighter specs of a Schottky

--
http://www.piclist.com hint: To leave the PICList
piclist-unsubscribe-requestSTOPspamspamspam_OUTmitvma.mit.edu

2004\02\25@082952 by Omega Software

flavicon
face
At 01.38 26/02/2004 +1300, you wrote:
>> If you put a 4.7V zener, anode to your I/O pin and cathode to Vdd,
>> if will conduct when the I/O pin is below -4.7V respect to Vdd, i.e.
>> when it's below ~0.2V with respect to Vss.
>
>Ah, OK. Wasn't quite what I imagined (one of *those* days, but at
>least you got me thinking)
>
>So it will conduct at Vss + 0.3V (although a zener may have a
>+/- 0.3V regulation range). If you have a true 0V signal coming in
>then that could cause excess power consumption if the zener
>conducts.

Yes, I'm using a 1K serie resistor to limit current (max 5 mA @ 5V).


>A signal might need to be > 0.6V < threshold for a "0"

Yes I know, that's why I keep the "0" in the 0.1V .. 0.2V range, to make
sure that the "0", although never negative, is as close to 0 volts as
possible anyway. Also, the "1" is in the 4.75V .. 4.85V range (Vdd is 5V),
for the same reason.


>> It works.. I checked it.. but I wish I had an oscilloscope to check
>> the transients as well
>
>Typical for a Philips 4V7 is ~300pF max @ 1MHz.  A BAT46
>is around 8pF @ 1MHz. I'm not sure if there's a spec stated for
>the PIC's internal diodes
>
>I think I still prefer the tighter specs of a Schottky

Yes, but that won't save you from getting -0.3V at the PIC pin..
may this cause problems? For MCLR it is definitely out of specs.

It isn't for I/O pins, but then again how do we know that component
tolerances don't make the PIC conduct instead of the Schottky diode
(both are rated -0.3V, but the former may be -0.3 and the latter
-0.31 because of tolerances.. who knows?). I/O clamp current is
+/- 20mA in the datasheet (18F6520) I'm checking, so if we're within
this current there should be no problem even without the Schottky
diode, right?

Again, for MCLR it is definitely out of specs anyway (the datasheet
says that voltage must be >= 0V for this pin).

Greets,
Andrea

--
http://www.piclist.com hint: To leave the PICList
spamBeGonepiclist-unsubscribe-requestSTOPspamspamEraseMEmitvma.mit.edu

2004\02\25@183630 by Jinx

face picon face
> Yes, but that won't save you from getting -0.3V at the PIC pin..
> may this cause problems? For MCLR it is definitely out of specs

But is it ? The spec for MCLR isn't very clear. "Voltage spikes
below Vss at the MCLR pin, inducing currents greater than 80mA,
may cause latch-up"

And Section 9.9 of DS40300C (16F628 comparators) appears
to be in disagreement with the Absolute Maximum Ratings guide
(which doesn't actually say categorically that damage WILL occur)

AMR says, wrt to Vss, input range is -0.3V to Vdd+0.3V. Section
9.9 says Vss-0.6V. If the internal diodes are normal PN types, and
I assume they are, then the Vss-0.6V limit would be the one not to
exceed. Although the section implies that this is for analogue inputs,
the pin block diagrams shows diodes are clearly at the pin, not the
analogue module

In my case, I am specifically using the comparator spec because
in one instance that's where I had trouble with motor spikes. There
are now a few dozen units out in the field using Schottkys. Because
of the nature of the application, a safety test is performed on each
board before installation. Even the meanest noise can't make any
comparator pin go below Vss-0.1V

If you recall, my initial problem was voltages and currents very
similar to yours. I'm not saying that what you propose wouldn't
work, but research at the time led me to Schottkys, not zeners

--
http://www.piclist.com hint: To leave the PICList
KILLspampiclist-unsubscribe-requestspamBeGonespammitvma.mit.edu

2004\02\25@185327 by Russell McMahon
face
flavicon
face
> Yes, but that won't save you from getting -0.3V at the PIC pin..
> may this cause problems? For MCLR it is definitely out of specs.

> It isn't for I/O pins, but then again how do we know that component
> tolerances don't make the PIC conduct instead of the Schottky diode
> (both are rated -0.3V, but the former may be -0.3 and the latter
> -0.31 because of tolerances.. who knows?).

While using a Schottky may indeed violate the data sheet specs you can be
reasonably confident that it is OK based on the physics involved.
(Violating datasheet specs in any way places you outside guaranteed
operation, but doing so intelligently may work if you actually make the
correct assumptions about the reasons for the specs. Make the wrong
assumptions and anything can happen :-) ).

The on chip protection diodes are silicon. While at typical currents these
have about a 0.6v voltage drop, they will still conduct much lower currents
at much lower voltages. The law is an exponential one. The 0.3v spec is
(IMO) an attempt to set a level so far away from the full conduction
threshold that the current passed will be truly insignificant. They could
have set the spec at 0 volts but decided that some minuscule current was in
fact OK. The Schottky diode will draw orders of magnitude more current at
this voltage and can be ALMOST guaranteed to prevent the silicon diode
getting anywhere near significant conduction. YMMV BUT I have never heard of
anyone having a problem when using Schottky diodes in this manner.



       RM

--
http://www.piclist.com hint: To leave the PICList
EraseMEpiclist-unsubscribe-requestspamEraseMEmitvma.mit.edu

More... (looser matching)
- Last day of these posts
- In 2004 , 2005 only
- Today
- New search...