what does bit SSPSTAT<7> do ?
Stef Mientki email (remove spam text)
>What device are you refering to? There are some differences between PIC's.
>Using the 16F877 datasheet for example, the SMP bit controls wether or not slew rate limiting is applied in high speed (400KHz) mode. If you refer to the "I2C Bus Data Requirements" under the Electrical Characteristics section, you will see "SDA and SCL Rise time" and "SDA and SCL Fall time". For each parameter, a separate figure is given for 100KHz and 400KHz (high speed mode). If you use the MSSP in high speed mode but with slew rate limiting disabled, you would (I think) get the same rise/fall times as the 100KHz mode.
>The I2C/SMBus input threshold levels are controlled by the CKE bit and have nothing to do with slew rate.
That's the clue !!
Thanks very much !!
In reply to: <23075D38FE1C8144847DFAECA3565F2704E54FB6@pai-smx-01.europe.bkhm.net>
See also: www.piclist.com/techref/microchip/devices.htm?key=pic
You must be a member of the
piclist mailing list
(not only a www.piclist.com member) to post to the